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ABSTRACT
Continuous scaling of the VLSI system leaves a great challenge on
manufacturing and optical proximity correction (OPC) is widely
applied in conventional design flow for manufacturability opti-
mization. Traditional techniques conducted OPC by leveraging a
lithography model and suffered from prohibitive computational
overhead, and mostly focused on optimizing a single clip without
addressing how to tackle the full chip. In this paper, we present
DAMO, a high performance and scalable deep learning-enabled
OPC system for full chip scale. It is an end-to-endmask optimization
paradigm which contains a Deep Lithography Simulator (DLS) for
lithography modeling and a Deep Mask Generator (DMG) for mask
pattern generation. Moreover, a novel layout splitting algorithm
customized for DAMO is proposed to handle the full chip OPC
problem. Extensive experiments show that DAMO outperforms
the state-of-the-art OPC solutions in both academia and industrial
commercial toolkit.
1 INTRODUCTION
Continuously shrinking down of the VLSI system has brought
inevitable lithograph proximity effects and hence results in a degra-
dation on manufacturing yield. Optical proximity correction (OPC)
compensates lithography proximity effects by adding assistant fea-
tures and moving design edge segments inward or outward. Main-
stream OPC solutions include rule-based OPC [1], model-based
OPC [2, 3], inverse lithography technique (ILT)-based OPC [4, 5],
and machine/deep learning-based OPC [6, 7].
Kuang et al. [2] presented a model-based OPC for faster conver-
gence and achieved even better EPE with minor PV Band overhead
using multi-stage SRAF insertion and OPC. Gao et al. [4] tackled the
mask optimization problem by solving an ILT formulation, which
descends the gradient of wafer-target error over input masks. The
pixel-based optimization of ILT solution makes them robust to
process variations. The generality of ILT also enables simultane-
ous mask optimization and layout decomposition as introduced
in [5]. These methods, to some extent, improve OPC from quality,
robustness, and efficiency.
The great development of machine learning algorithms has
demonstrated the potential of applying artificial intelligence to
benefit modern OPC flows. On the one hand, machine learning-
guided mask optimization targets to directly generate masks that
are close to an optimal status and only fewer fine-tune steps using
traditional OPC engines are required to obtain the final mask. Yang
et al. [6] proposed GAN-OPC which grasps the advantage of gen-
erative machine learning models that can learn a design-to-mask
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Figure 1: Overview of our proposed DAMO framework,
which consists of two deep networks: deep mask generator
(DMG) and deep lithography simulator (DLS). The OPC pro-
cess is completed by utilizing the inverse correction gradient
back-propagated from the DLS stage (red arrows).
mapping and provides better initialization of the ILT engine. On
the other hand, machine learning-based lithography simulation
aims to speed-up OPC flows by replacing costly lithography sim-
ulation with efficient learning models. Jiang et al. [7] applied an
XGBoost [8] learning model to predict EPE at certain OPC control
points that can guide the adjustment of shape edges. Instead of
predicting wafer image errors, Ye et al. [9] proposed LithoGAN to
build a generative learning model that directly predicts lithography
contours. However, LithoGAN only targets a single shape within a
clip, which strictly limits its usage in general OPC tasks.
It can be noted that there are several issues in previous methods.
Firstly, the model-based/ILT inevitably methods require massive
calls of the costly lithography simulation and the mask optimiza-
tion, both of which are time-consuming. Secondly, all the previous
works in machine learning-guided OPC limit the single-clip input
layout into a low-resolution such as 256×256 pixel image. They are
all exhibiting drawbacks that have still to go through traditional
OPC engines in final steps due to the low-resolution limits. Since
the resolution loss is intolerable in OPC, the usage scenarios of pre-
vious work in machine learning-guide OPC are limited. And worse
still, the machine learning-based single-clip OPC is not practical.
Thirdly, despite a variety of methods have been proposed, most of
them focused on how to optimize a given single clip, and rarely
discussed how to tackle the OPC problem in a view of the full chip
scale. For full-chip OPC tasks, the biggest barrier to conventional
methods is the runtime overhead. Pang et al. [10] presented D2S
to create full-chip ILT in a single day with giant GPU/CPU pairs,
which consumes a large amount of resources on the handcrafted
hardware and software. The learning-based methods, to the best of
our knowledge, have not achieved any progress on full-chip mask
optimization due to the dataset limitation and the low wafer pattern
fidelity.
ar
X
iv
:2
00
8.
00
80
6v
1 
 [c
s.A
R]
  2
1 J
ul 
20
20
To address these concerns, we present DAMO, a unified OPC en-
gine that is equipped with high-resolution GANs for full-chip scale.
Deep convolution GANs (DCGAN) [11] has been demonstrated to
be successful in generating high-resolution images. In DAMO, we
designed DCGAN-HD which is customized from DCGAN with a
high-resolution generator and multi-scale discriminators with per-
ceptual losses. Then we design a deep lithography simulator (DLS)
based on DCGAN-HD that takes the input of mask and generates
the lithography contours faster with similar contour quality com-
pared to legacy lithography simulation process. The DLS design
also enables a unified neural network-based OPC framework where
another deep mask generator (DMG) engine is trained along with
the gradient back-propagated from DLS, which allows direct output
of optimized high-quality masks (as shown in Figure 1). We further
propose a stitchless full-chip splitting algorithm, with which we can
perform full-chip OPC tasks efficiently with a few GPU resources.
Our main contributions are as follows:
• We design DCGAN-HD, a very competitive high-resolution
feature extractor (1024×1024) by redesign the generator and
discriminator of DCGAN.
• We build up DLS and DMG based on DCGAN-HD. DLS is
expected to conduct high-resolution lithography simulation.
By training along with the inverse correction from DLS,
DMG can directly generate high-quality masks.
• We develop an efficient stitchless full-chip splitting algo-
rithm to apply DAMO on a layout of any size.
• We compare our proposed framework with state-of-the-art
commercial tool Calibre [12]: ∼ 4× speed-up in single-clip
OPC tasks and ∼ 1.3× acceleration in full-chip OPC tasks,
while maintaining an even better solution quality.
The rest of the paper is organized as follows: Section 2 introduces
terminologies and evaluation metrics related to this work. Section 3
details the proposed DAMO architecture. Section 4 shows the data
preparation and DAMO training procedure, while Section 5 pro-
vides the full chip splitting algorithm. Section 6 details experimental
results and followed by conclusion in Section 7.
2 PRELIMINARIES
In this section, we will introduce some concepts and background
related to this work and the problem formulation.
2.1 cGAN Basis
cGAN is the short for conditional Generative Adversarial Networks
[13, 14], which resembles classical GANs [15] that consists of a
generator and a discriminator. The generator is trained to generate
patterns follow some distribution such that the discriminator can-
not identify whether these data comes from the generator or the
training dataset. cGAN differs from GANs by certain constraints
such that inputs and outputs of the generator can have stronger
beneath connections. Representative cGAN applications in VLSI
include GAN-OPC [6] and LithoGAN [9]. The former is designed
for layout mask synthesis and the latter focuses on lithography
contour prediction of the single via/contact shapes.
2.2 Problem Formulation
We introduce the following terms and evaluation metrics for the
DAMO framework.
Definition 1 (mIoU). Given two shapes P andG , the IoU between
P and G is IoU (P ,G) = P ∩G/P ∪G. The mIoU is mean IoU.
Definition 2 (Pixel Accuracy). Pixel accuracy (pixAcc) is defined
as the percentage of pixels that are correctly classified on an image.
Additionally, we have two evaluation metrics to measure mask
quality following [6]. The squared L2 error measures the quality of
a mask under nominal process conditions, while PV Band measures
the robustness of the generated mask under variations.
Definition 3 (Squared L2 Error). Letw and y as design image and
wafer image respectively, the squared L2 error is given by | |w −y | |22 .
Definition 4 (PV Band). Given the inner, outer, nominal, lithog-
raphy simulation contours under a set of lithography conditions.
The PV Band is the area among the inner and outer contours.
With these definitions and evaluation metrics, the problem of
mask optimization is defined as follows:
Problem 1 (Mask Optimization). Given a design image w , the
objective of mask optimization is generating the corresponding
mask x such that remaining patterns y after lithography process is
as close asw or, in other words, minimizing PV Band and squared
L2 error of lithography images.
3 DAMO FRAMEWORK
The architecture overview of DAMO is shown in Figure 2. In this
section, we will introduce some details of the architecture.
DLS is the first part of DAMO. DLS aims to conduct an efficient
and high-quality lithography simulation with the generative neural
network model. Although LithoGAN [9] tries to alleviate the prob-
lem by embedding coordinate inputs, the usage scenario is strictly
limited for the single via/contact shapes which are not practical
in most cases. Therefore, we develop DLS, a customized cGAN for
general-purpose lithography contour prediction tasks.
DMG is the second part of DAMO which shares identical archi-
tecture with DLS. The forward lithography process can be described
in the following equation:
Z = f (M). (1)
The mask optimization problem by traditional ILT tries to findMopt
in Equation (2) using lithography model where Zt is the design
pattern andMopt is the optimized mask with OPC.
Mopt = f
−1 (Zt ) . (2)
In DAMO, we regard DLS as f in Equation (1). However, since dif-
ferent masks may yield the same result, Equation (2) is an ill-posed
problem. Previous mask optimizer GAN-OPC generates masks by
using cGAN to learn the mapping between the design and mask
pattern. Inspired from conventional ILT, our DMG steps further by
not only learns mask patterns from training datasets but also be op-
timized by the gradient back-propagated from the pre-trained DLS.
After training, only the generator of DMG needs to do inference
which reduces the computation cost to a large extent.
3.1 Improving Accuracy by Higher Resolution
Different from synthesizing photo-realistic images in computer vi-
sion tasks, the OPC task using generative models has its own prop-
erties. Intuitively, the layout in the OPC task has simpler patterns
(mostly rectangles) but higher precision demands. Moreover, the
inputs of traditional image generation tasks are fixed-size images
whose width or height is barely more than 2048 pixels. However,
layouts contain thousands of via/contacts or SRAF patterns which
areas can reach more than 100×100um2 are commonly seen in OPC
tasks. Previous work GAN-OPC [6] transfer 1000×1000 nm2 layout
into 256×256 pixel images, which means 1-pixel shift error will
cause an 8 nm shift in the output layout, making the results unreal-
istic for the industrial OPC task. To eliminate image transformation
error, we set the input resolution of our model to be 1024×1024
pixels to contain the full 1024×1024 nm2 layout. Combined with the
window splitting algorithm which will be introduced in Section 6,
DAMO framework can process input layout of any size, even the
large full-chip layouts. But it brings new challenges, as mentioned
in [11, 16, 17], adversarial training might be unstable and hard to
converge for high-resolution image generation tasks. Therefore, a
new conditional GANs model named DCGAN-HD qualified with
high-resolution input images which is the basic architecture of DLS
and DMG is presented in the following paragraph.
3.2 DCGAN-HD: Solution for High Resolution
Previous work GAN-OPC is a conditional GAN framework for
design to mask translation, it consists of a generator G and a dis-
criminator D. It adopts U-Net [18] as the generator with the input
resolution of 256×256, We tested the GAN-OPC framework directly
on high-resolution images but found the training unstable and the
generated results usually become empty images. DCGAN [11] is
one of the popular and successful network designs for cGAN al-
lowing for higher resolution and deeper models. Based on DCGAN
we present DCGAN-HD, a robust high-resolution conditional GAN
model with a newly designed generator, multi-scale discriminators,
and a novel adversarial loss function. The architecture is shown in
Figure 2.
3.2.1 High-resolutionGenerator forDCGAN-HD. The left
part of Figure 2 shows the high-resolution generator. In DLS part,
the generator of DCGAN-HD resembles lithography simulation
which requires mask-wafer mapping. In DMG part, with the gradi-
ent backpropagated from DLS, the generator focus on synthesizing
the mask patterns from design and SRAF pattern groups.
UNet++ for low-level information. Previous work [6] and [9]
adopt traditional UNet [18] for mask generation. Input features are
down-sampled multiple times. With the decreasing of feature reso-
lution, it is easier for a network to gather high-level features such
as context features while low-level information such as the position
of each shape becomes harder to collect. However, in OPC tasks,
low-level information matters more than in the common computer
vision tasks. For example, the shape and relative distance of design
or SRAF patterns must remain unchanged after the deep mask op-
timization or deep lithography process. The number and relative
distance of via patterns in an input layout have a crucial influence
on the result. The features of OPC datasets determine the vital im-
portance of the low-level features. UNet++ [19] is hence proposed
…
DeconvolutionConvolution Residual
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Figure 2: Architecture of DCGAN-HD with high-resolution
generator andmulti-scale discriminators, used in bothDMG
and DLS.
for better feature extraction by assembling multiple UNet that have
different numbers of downsampling operations. It redesigns the
skip pathways to bridge the semantic gap between the encoder and
decoder feature maps, contributing to the more accurate low-level
feature extraction. The dense skip connections on UNet++ skip
pathways improve gradient flow in high-resolution tasks. Although
UNet++ has a better performance than UNet, it is not qualified
to be the generator of DCGAN-HD. For further improvement, we
manipulate the UNet++ backbone with the guidelines suggested in
DCGAN [11]. We will show later that our high-resolution generator
outperforms UNet and UNet++ by a large margin.
Residual blocks.Most importantly, following Johnson et al. [20]
settings, a set of residual blocks are added at the bottleneck of
UNet++, which has been proven successful in style transfer and
high-resolution image synthesis tasks. Since in OPC tasks, most
structures are shared in output and input images (design and SRAFs),
residual connections make it easy for the network to learn the iden-
tity function, which is appealing in the mask generation process.
Specifically, we use 9 residual blocks, each of which contains two
3×3 convolution layers and batch normalization layers.
3.2.2 Multi-scaleDiscriminators forDCGAN-HD. The high-
resolution input also poses a significant challenge to the discrimina-
tor design. A simple discriminator that only has three convolution
layers with LeakyReLU [21] and Dropout [22] is presented. Since
patterns in OPC datasets have simple and homogeneous distri-
bution, a deeper discriminator has a higher risk of over-fitting.
Therefore, we simplify the discriminator by making the depth of
the neural network shallow. Meanwhile, dropout layer is attached
after each convolution layer. We use 3 × 3 convolution kernels
in generator for parameter-saving purposes and 4 × 4 kernels in
discriminator to increase receptive fields.
However, during training, we find that the simple discriminator
fails to tell the real or synthesized images when more via patterns
occur in a window. The loss of the discriminator sometimes goes to
zero and fails to converge. Because when the number of via reaches
5 or 6 in a window, the via patterns have a more obvious influence
on each other and the features become more complicated. This
really pushes the design of discriminator to a hard situation. Since
if we add more layers to discriminator, it will cause a serious over-
fitting problem. Finally, inspired by Wang et al. in pix2pixHD [17],
we design multi-scale discriminators, different from pix2pixHD [17]
using 3 discriminators, our design uses 2 discriminators that have
an identical network structure but operate at different image scales,
which is named D1, D2, as shown in the right part of Figure 2.
Specifically, the discriminators D1, D2 are trained to differentiate
real and synthesized images at the 2 different scales, 1024×1024 and
512×512 respectively. AsWang et al. in pix2pixHD [17] claimed, the
multi-scale design helps the training of the high-resolution model
easier. Moreover, in our tasks, the multi-scale design also shows
its strengths in flexibility. For example, when the training set has
only one via a window, we can use only D1 to avoid over-fitting
and reduce the training time.
3.2.3 Perceptual Losses. Instead of using per-pixel loss such
as L1 Loss or L2 Loss, we adopt the perceptual loss which has been
proven successful in style transfer [20], image super-resolution and
high-resolution image synthesis [17]. A per-pixel loss function is
used as a metric for understanding differences between input and
output on a pixel level. While the function is valuable for under-
standing interpolation on a pixel level, the process has drawbacks.
For example, as stated in [20], consider two identical images offset
from each other by one pixel; despite their perceptual similarity
they would be very different as measured by per-pixel losses. More
than that, previous work [11] shows L2 Loss will cause blur on the
output image. Different from per-pixel loss, perceptual loss func-
tion in Equation (3) compares ground truth image x with generated
image xˆ based on high-level representations from pre-trained con-
volutional neural networks Φ, which is ideal in DAMO framework.
In DLS part, since the wafer patter is not a regular circle, it is mean-
ingless to fit the exact border of a wafer on the pixel level, the
ultimate goal is to generate a better mask with higher perceptual
quality wafer, reflected in less L2 error and smaller PV Band.
L
G,Φ
LP
(x , xˆ) =LL1 (Φ(x),Φ(xˆ)) = Ex, xˆ [∥Φ(x) − Φ(xˆ)∥1] , (3)
4 DATA PREPARATION AND TRAINING
In order to collect sufficient data for training, we develop a data
generation pipeline that can generate infinite training data, with
which our DCGAN-HD can be fully utilized to simulate the lithog-
raphy process and generate high-quality mask patterns. The overall
training procedure of DAMO can be divided into two parts which
are depicted in Figure 4.
4.1 Building Training Set from Scratch
It takes five steps to generate a training image, including design
generation, SRAF insertion (with design rule checking), OPC, lithog-
raphy simulation and layout to image transformation.
Design a design pattern. Via patterns are obtained under the
following constraints using the layout pattern generator [23]. Firstly,
all via patterns (70×70 nm2) are restricted in a 1024×1024 nm2 win-
dow. Secondly, by changing the via density we can control the
number of via patterns in a single window. The via patterns are
grouped evenly by the via numbers for reducing the bias caused by
the random distribution of training set.
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Figure 3: The training details of DLS, where the input images
are mask-wafer pairs.
SRAF insertion and DRC.Mentor Calibre [12] is applied to do
the SRAF insertion and design rule checking. Since the design area
is 1024×1024 nm2, it is possible that a few of SRAF patterns will be
outside the design area when there are more than 2 via patterns.
A larger window of 2048×2048 nm2 will be used to capture all the
SRAF patterns, which shares the same center as the design window.
OPC, litho-simulation, and image generation.Weusemasks
and wafer patterns generated by Calibre as ground truth. Two sets
of paired data are required for training. Mask-wafer pairs are gen-
erated to train DLS. After that, we align design-mask-wafer data
for the OPC process. The obtained clips of size 2048×2048 nm2 are
converted into images with 2048×2048 pixels where 1nm represents
1 pixel. All the 2048×2048 pixels images will be centrally cropped
into 1024×1024 pixels images where the design window locates be-
fore training. After training, the generated 1024 pixels images will
be attached at the center of SRAF clip layer to form a 2048×2048
nm2 layout before testing using Calibre. The crop-then-recover
strategy saves the computational cost and improves the accuracy
by focusing on the mask generation.
4.2 Training of DLS
Figure 3 shows the training process of our deep lithography simula-
tor. As a customized design of cGAN, DLS is trained in an alternative
scheme using paired mask image x and wafer image y obtained
from Mentor Calibre. z indicates randomly initialized images.
The objectives of DLS include training the generator G that pro-
duces fake wafer imagesG(x , z) by learning the feature distribution
from x-y pairs and training the discriminators D1, D2 to identify
the paired (x , G(x , z)) as fake. This motivates the design of DLS
loss function. The first part of the loss function comes from vanilla
GAN that allows the generator and the discriminator interacting
with each other in an adversarial way:
LcGAN (G,D) = Ex,y [logD(x ,y)] + Ex,z [log(1 − D(x ,G(x , z))].
(4)
Combined with our multi-scale discriminators described in Sec-
tion 3.2.2, the Equation (4) can be modified as:∑
k=1,2
LcGAN
(
GDLS ,DDLSk
)
=
∑
k=1,2
Ex,y [logDDLSk (x ,y)]
+ Ex,z [log(1 − DDLSk (x ,GDLS (x , z))],
(5)
DLS
Generator
(a)
DMG
Generator
Frozen
DLS
Generator
Feed-forward Back-Propagation
(b)
Figure 4: Overall training of DAMO. (a) Training DLS in the
first stage; (b) Training DMGwith fixed DLS generator in the
second stage.
where DDLSk is the kth discriminator of DLS. In DLS design, the
perceptual loss is added to the objective, we denote yˆ asG(x , z) and
loss network Φ is a pre-trained VGG19 on ImageNet. The perceptual
loss is given by:
L
GDLS ,Φ
LP
(y, yˆ) =
∑
j=1...5
LL1 (ϕ j (y),ϕ j (yˆ))
=
∑
j=1...5
Ey,yˆ
[∥ϕ j (y) − ϕ j (yˆ)∥1] , (6)
where ϕ j is the feature representation on j-th layer of the pre-
trained VGG19 Φ. By combining Equation (5) and Equation (6):
LDLS =
∑
k=1,2
LcGAN (GDLS ,DDLSk ) + λ0LGDLS ,ΦLP (y, yˆ). (7)
4.3 Training of DAMO
Here we introduce the overall training procedures of the whole
framework. The first training step is illustrated in Figure 4(a), which
is focusing on DLS. The proposed DLS is expected to predict wafer
image with higher precision compared with traditional cGAN. After
the training of DLS, all parameters in its generator are frozen.
The second training step is illustrated in Figure 4(b), which is
focusing onDMG. DMGhas the same architecture as DLS developed
for DAMO training. In this stage, training data are switched to
design-mask-wafer pairs. We use the design-mask to train DMG,
obtaining an initial solution. The objective of DMG is shown in
Equation (9) where x represents the ground truth mask, w is the
corresponding design, and z0 is the image with random values.
GDMG , DDMG represents the generator and discriminator of DMG.
xˆ is the generated mask of GDMG . Here DMG shares the same
architecture as DLS, which yields a similar objective as Equation (7),∑
k=1,2
LcGAN (GDMG ,DDMGk ) =
∑
k=1,2
Ew,x [logDDMGk (w,x)]
+ Ew,z0 [log(1 − DDMGk (w,GDMG (w, z0))].
(8)
LDMG =
∑
k=1,2
LcGAN (GDMG ,DDMGk ) + λ1LGDMG ,ΦLP (x , xˆ).
(9)
Then we put the solution into DLS. RGB images instead of binary
images are used because we can control the gradient of design,
mask, and wafer separately, which is significant for avoiding noise
points. Separating the design, mask, and SRAF into different chan-
nels makes DAMO more stable and flexible because we can apply
different weights on different channels. After that, DLS calculates
the perceptual loss between the generated wafer and the ground
truth wafer. Finally, the gradient will be back-propagated to DMG to
guide mask generation. Combining Equation (7) with Equation (9),
the objective function of DAMO can be expressed as Equation (10),
LDAMO =LDMG + LDLS + λ2LL1 (yˆ,wr ). (10)
We denote wr as the via patterns (without SRAF). The last term
in Equation (10) shows the superiority of our architecture, which
bridges the gap between the generated wafer (yˆ) and target de-
sign (wr ) thus optimizing the mask directly. DAMO controls the
whole flow from design to wafer while GAN-OPC relies on the
conventional ILT engines.
Thanks to the guidance of DLS, our DAMO framework has a
higher solution space compare with GAN-OPC. The success of
our approach is also verified by various experiments. Compared to
previous works, there are several advantages of DAMO:
• DLS surpasses LithoGAN [9] by being able to predict lithog-
raphy contours of a single clip with multiple via patterns
which enables efficient training of DMG.
• DAMO, equippedwith DCGAN-HD, can directly outputman-
ufacturing friendly masks that avoid further fine-tuning with
traditional costly OPC engines.
5 FULL CHIP SPLITTING ALGORITHM
DAMO shows advantages on 1024 × 1024nm2 clips. To further
adopt DAMO on full-chip layouts, a coarse-to-fine window splitting
algorithm is described here. Based on two-step clustering methods,
we are able to deal with full-chip industrial layouts, where via
patterns are distributed randomly with different local densities. A
portion of one full chip is shown in Figure 5(a).
Coarse step: DBSCAN. The main concept of the DBSCAN al-
gorithm is to locate regions of high via density that are separated
from other low density regions. Any via neighborhood within a
circle of radius Eps(ϵ) from viav will be assigned to the same cluster
of v . DBSCAN algorithm is used to initially detect the clusters of
via patterns (lines 1–4 in Algorithm 1). After coarse step, the via
patterns in full-chip layout will be assigned into different DBSCAN
clusters, as shown in Figure 5(b).
Fine step: KMeans++. After DBSCAN clustering, each of the
via patterns is assigned to a coarse cluster d which contains V via
patterns. Then we search every coarse cluster and run KMeans++
algorithm with hyper-parameter K , which limits the max number
of via patterns in a window to find the best splitting windows,
as detailed in lines 5–27 of Algorithm 1. Note that every KMeans
cluster belongs to a 1024 × 1024nm2 window, whose center locates
at the centroid of the KMeans cluster, as shown in Figure 5(c).
After the coarse-to-fine clustering, the design layer will be split
into lots of 1024×1024 nm2 design windows (see Figure 5(d)). Our
coarse-to-fine splitting algorithm has many advantages. It is ex-
tremely fast because DBSCAN only needs to scan the via patterns
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Figure 5: Two-step full-chip splitting algorithm: (a) Part of
full chip; (b) Coarse step: full chip to DBSCAN clusters; (c)
Fine step: run KMeans++ on each DBSCAN cluster to get
KMeans clusters, where each KMeans cluster belongs to a
1024 × 1024nm2 window; (d) The split chips.
once and it also skips the empty areas. The traditional sliding win-
dow algorithm is hard to handle overlapping situations and stitching
errors. However, since every design pattern belongs to a fine cluster,
these overlapping situations and stitching errors will never happen
in our algorithm thus simplifies the splitting process. Moreover,
because the window locates at the centroids of the clusters, the via
patterns are all placed near the center of the windows. This reduces
the search space of the machine learning model to a large extent.
Therefore, less training data and training time are used because of
our proposed splitting algorithm.
6 EXPERIMENTAL RESULTS
Many experiments are carried out to evaluate our proposed frame-
work. Firstly, we evaluate the effectiveness of our DLS by testing
the mIoU and pixAcc of generated wafer patterns. Secondly, The
superiority of our proposed DAMO is also validated by thorough
experiments. Lastly, we test our model using the full-chip layout in
ISPD 2019 contest [24].
6.1 Dataset
Our training set and validation set. As described in Section 4.1,
two sets of 2048×2048 pixels RGB images are generated for training
Algorithm 1 Full-chip splitting algorithm.
Input: Full chip, DBSCAN parameter ϵ ;
Output: Best full-chip splitting windows;
1: V← collection of all via patterns; ▷ DBSCAN starts.
2: MinPts ← 1;
3: Run DBSCAN on V with parameters ϵ and MinPts ;
4: D← collection of DBSCAN clusters. ▷ DBSCAN ends.
5: S← empty collection of best splitting windows; ▷ KMeans++ starts.
6: K ← max via number in a window;
7: H ← width and height of a window;
8: for each d ∈ D do
9: V ← via number in DBSCAN cluster d ;
10: for k = 1; k < V ; k + + do
11: Run KMeans++ in cluster d with k centroids;
12: C← collection of KMeans clusters in DBSCAN cluster d ;
13: Create H × Hnm2 split windows centered at k centroids;
14: BestSplit t inд ← True;
15: for each KMeans cluster c ∈ C do
16: vc ← via number of KMeans cluster c ;
17: if vc > K or via in c is not in k split windows then
18: BestSplit t inд ← False;
19: Break;
20: end if
21: end for
22: if BestSplit t inд is True then
23: Add the k split windows to S;
24: end if
25: end for
26: end for
27: return collection of best splitting windows S ▷ KMeans++ ends.
purpose: one mask-wafer paired for DLS, while another one design-
mask-wafer paired for DMG. To obtain fine-grained models, we
divide our data depending on the via number with a window, and
six groups marked as 1-via, 2-via, . . . 6-via are generated.
For instance, the 1-via group contains all cases with only one
via in a window. Each group has 2000 training images and 500
validation images.
ISPD 2019 large full-chip test set. We use another real bench-
mark coming from ISPD 2019 Contest on Initial Detailed Routing,
We take the layer 40 of ispd19_test1 [24] as our design layer
(100 × 100um). After the SRAF insertion, OPC, and lithography
process via Calibre, we extract the design, SRAF, mask, wafer layers
and merge them to be the ground truth. Then, using our coarse-
to-fine full-chip splitting algorithm, the full-chip layout is split to
lots of 1024 × 1024nm2 layout windows. According to the design
rule, we set the DBSCAN radius Eps (ϵ) to be 400nm, and the hyper-
parameters K in KMeans++ fine step is set to 5, because when K
is larger than 5. The images contain more than 5 design patterns
only account for 0.5% in the total windows. The ispd19_test1
benchmark contains 16035 design patterns which are split to 11649
windows. 6116 split windows marked as ISPD-1-via have only
one via in a window, accounting for 52.5%. The detailed distribution
of different windows are illustrated in Figure 6.
6.2 Implementation Details
The proposed DAMO is implemented in Python with PyTorch li-
brary [25]. Adam optimizer [26] is adopted, where we set base
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Figure 6: (a) ISPD 2019 large full-chip layout and splitting
windows; (b)via window distribution in ispd19_test1[24]
learning rate and momentum parameters to 0.0002 and (0.5, 0.999).
In the LeakyReLU, the slope of the leak is set to 0.2 in all models.
We set batch size to be 4, and the maximum training epoch is 100.
The weight parameters are λ0: 100, λ1 100, λ2: 50. After training, the
generated mask layer will be converted into the GDSII layout file
then fed into Mentor Calibre for lithography simulation validation.
We use 4 Nvidia TITAN Xp GPUs for training and 1 for testing. The
evaluation metrics we adopt are mIoU, pixAcc, L2 error, and PV
Band. The PV Band is calculated by Calibre.
6.3 Effectiveness of DLS
Before training DAMO, it is of great importance to construct a
high-performance DLS. Since our DLS model is based on the cGAN
framework, we set up an ablation experiment to illustrate the ad-
vantages of our generator and discriminators. The results shown in
Table 1 is the average of 6 groups of validation set. Firstly, cGAN
(used in LithoGAN) provides a baseline mIoU of 94.16% which is far
away from practical application. Then, UNet++ is used to replace
the UNet generator in cGAN for better performance. However, the
original UNet++ is not qualified to be a generator of a cGAN and
the mIoU is reduced to 93.98% (as shown in Table 1). Following
DCGAN, we made some amendments in UNet++ (as illustrated in
Section 3.2.1) and high resolution generator is adopted in our DLS
model. After applying our high resolution generator, mIoU is im-
proved to 97.63%, which outperforms UNet and UNet++ generator
by a large margin when using the same discriminator. The huge
gain in mIoU implies that our developed high resolution generator
is a strong candidate for DLS. Next, the newly designed multi-scale
discriminators (introduced in Section 3.2.2) are used to replace the
original cGAN discriminator. Results in Table 1 show that mIoU
is further boosted into 97.63%. Lastly, we replace the L1 loss with
the perceptual loss proposed in Section 3.2.3 and the mIoU reaches
98.68%. Additionally, DLS can handle multiple vias in a single clip,
which overcomes the limitation of LithoGAN [9].
Table 1: Results of DLS
Generator Discriminator Loss mIoU (%) pixAcc (%)
UNet (cGAN) D (cGAN) L1 94.16 97.12
UNet++ D (cGAN) L1 93.98 96.74
G (Our) D (cGAN) L1 96.23 97.50
G (Our) D (Our) L1 97.63 98.76
G (Our) D (Our) Our 98.68 99.50
(a) (b) (c) (d) (e)
Figure 7: Visualization of DAMOmodel advancement on via
layer: (a) Epoch 20; (b) Epoch 40; (c) Epoch 60; (d) Epoch 80;
(e) Epoch 100.
6.4 Performance of DAMO
We test DAMO on the six groups of validation sets to verify the
performance. Every generated mask will be pushed into Calibre for
lithography simulation. After that, we apply L2 and PV Band mea-
surements to test the performance of different mask optimization
methods. Note that since GAN-OPC fails to train on high-resolution
input, the 1024×1024 input images are downsampled to 256×256
pixels to train the model, after inference process, the results are
upsampled to the original size for L2 and PV Band testing. Table 2
shows that on the validation set, DAMO has 2.7× less L2 error and
1.3× less PV Band compared with GAN-OPC. In addition, DAMO
outperforms Calibre in both L2 and PV Band metrics, meanwhile
achieving 4× speed-up. The L2, the PV Band, and the runtime perfor-
mance of DAMO are better than Calibre and GAN-OPC in all cases,
which demonstrates that the stability of DAMO can be guaranteed.
The mask optimization process of DAMO is visualized in Fig-
ure 7. All the wafer images are generated using Calibre lithography
simulation. The red contours represent wafer patterns on masks
produced by Calibre while the purple wafers are on masks gener-
ated by DAMO. We sample DAMO results after 20/40/60/80/100
epochs of training for the illustration. Initially, the wafer patterns
of DAMO have lower quality compared with Calibre (as shown in
Figure 7(a) and Figure 7(b)). Along with the increase of training
epochs, the results of DAMO and Calibre are getting closer (Fig-
ure 7(c)). Figure 7(d) and Figure 7(e) show that the performance of
DAMO surpasses Calibre after iterative optimization.
6.5 Results on ISPD 2019 Full-chip Layout
For ISPD 2019 large full-chip layout, the experiment has two stages.
In the first stage, we test DAMO on the 11649 split windows, The
Table 3 shows the results on ISPD 2019 split windows. From left to
right, we compare the performance on L2, PV Band, and runtime of
GAN-OPC, Calibre, and DAMO. DAMO shows better performance
on L2, PV Band, and runtime than Calibre and GAN-OPC. Com-
paring with the results on the validation set, the average of L2 and
PV Band perform a bit better due to the simple patterns such as
Table 2: Comparison with State-of-the-art on validation set
Bench case# GAN-OPC Calibre DAMO
L2 (nm2) PV Band (nm2) runtime (s) L2 (nm2) PV Band (nm2) runtime (s) L2 (nm2) PV Band (nm2) runtime (s)
1-via 500 1464 3064 321 1084 2918 1417 1080 2917 284
2-via 500 4447 6964 336 2161 5595 1406 2129 5576 281
3-via 500 8171 11426 317 3350 8286 1435 3244 8271 285
4-via 500 11659 14958 327 4331 10975 1477 4263 10946 291
5-via 500 15773 18976 318 5410 13663 1423 5396 13640 279
6-via 500 18904 22371 320 6647 15572 1419 5981 15543 284
Average 10069 12960 323 3831 9502 1430 3682 9482 284
Ratio 2.735 1.367 1.138 1.040 1.002 4.427 1.00 1.00 1.00
Table 3: Comparison on ISPD 2019 full-chip splitting windows
Bench case# GAN-OPC Calibre DAMO
L2 (nm2) PV Band (nm2) runtime (s) L2 (nm2) PV Band (nm2) runtime (s) L2 (nm2) PV Band (nm2) runtime (s)
ISPD-1-via 6116 2367 3492 3963 1073 2857 18959 1056 2848 3669
ISPD-2-via 2652 5412 7126 1742 2232 5670 7537 2172 5654 1591
ISPD-3-via 1582 8792 13047 1021 3602 8276 4494 3196 8127 949
ISPD-4-via 522 12395 15015 341 4395 11051 1692 4361 10987 313
ISPD-5-via 777 16526 19147 495 5526 12305 2537 4542 12251 466
Average 5326 7177 2664 2126 5230 12525 1981 5195 2462
Ratio 2.689 1.382 1.082 1.073 1.007 4.70 1.00 1.00 1.00
split sum full chip
22
23
24
25
26
24.77 24.99
23.08
23.51
L
2
(u
m
2 )
Calibre
(a)
split sum full chip
60
62
64
60.93
63.79
60.52
61.31
PV
Ba
nd
(u
m
2 )
DAMO
(b)
0 2,000 4,000 6,000 8,000
DAMO
Calibre
231.54,395
6,111.46
runtime (s)
Preparation
Inference
(c)
Figure 8: Comparison with Calibre on ISPD 2019 full-chip
layout in terms of (a) L2; (b) PV Band; (c) runtime.
ISPD-1-via and ISPD-2-via account for a great proportion
(75.3%) in ISPD 2019 datasets.
In the second stage, we recover all the split windows into the
original 100×100 um2 large full-chip layout with DAMO generated
masks. Still, we use Calibre to test the L2 error and PV Band of
the large layout results. Figure 8 shows the sum of L2 error and
PV band on split windows are very close to the results of full-chip
layouts owing to our efficient splitting algorithm. As shown in
Figure 8(a) and Figure 8(b), DAMO still has better performance
than Calibre. For the runtime of the large full-chip layout (see
Figure 8(c)), we separate runtime of DAMO to preparation time
(4395s) and inference time (231.5s). The inference time takes only
5% of the total by parallel using four GPUs. Preparation includes
the full-chip splitting, split layouts to images, generated images to
layouts, and the split windows to full-chip recovering. All these
preparation processes are running on a single CPU, which means
the preparation time can be easily reduced when using multi CPUs
in parallel.
7 CONCLUSION
In this paper, we present DAMO, an end-to-end framework target-
ing full-chip mask optimization with high-resolution generative
machine learning models. The framework comes with DLS that
offers precise lithography prediction benefiting from the proposed
DCGAN-HD. The high-quality DLS also enables efficient training
of DMG which hence promises to generate manufacturing friendly
masks without further costly fine-tuning. The advantage of the
proposed framework over the representative industrial and aca-
demic state-of-the-art demonstrates the possibility of deep neural
networks as an alternative to DFM solutions. Our future research
includes the deployment of the framework with more complicated
designs (such as metal layer layouts) and the transfer-ability as
technology node advances.
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